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This paper describes the fixed-point model of the maximum a posteriori (MAP) decoding algorithm of turbo and low-density
parity-check (LDPC) codes, the most advanced channel codes adopted by modern communication systems for forward error
correction (FEC). Fixed-point models of the decoding algorithms are developed in a unified framework based on the use of
the Bahl-Cocke-Jelinek-Raviv (BCJR) algorithm. This approach aims at bridging the gap toward the design of a universal,
multistandard decoder of channel codes, capable of supporting the two classes of codes and having reduced requirements in terms
of silicon area and power consumption and so suitable to mobile applications. The developed models allow the identification of
key parameters such as dynamic range and number of bits, whose impact on the error correction performance of the algorithm is
of pivotal importance for the definition of the architectural tradeoﬀs between complexity and performance. This is done by taking
the turbo and LDPC codes of two recent communication standards such as WiMAX and 3GPP-LTE as a reference benchmark for
a mobile scenario and by analyzing their performance over additive white Gaussian noise (AWGN) channel for diﬀerent values of
the fixed-point parameters.
1. Introduction
Modern communication systems rely upon block channel
codes to improve the reliability of the communication link,
as a key facet to enhance the quality of service (QoS) to
the final user. To achieve this target, a block of source data
is encoded into a codeword that adds some redundancy
to the transmission of source (information) bits in the
form of parity bits. Then, at the receiver side, the parity
bits are exploited by the decoder to perform forward error
correction (FEC), meaning the partial or complete correc-
tion of the errors added by the transmission over a noisy
channel.
Two main categories of channel codes have gained the
momentum of the scientific and industrial community,
low-density parity-check codes [1], and serial or parallel
concatenation of convolutional codes, SCCC, and PCCC
[2]. Although LDPC codes were first designed by Gallager
in the early 1960s, they were soon abandoned because of
the inadequacy of the microelectronics technology, incapable
of facing the complexity of the decoding algorithm. It was
only in the early 1990s that channel codes became popular,
when Berrou et al., sustained by an already mature very
large scale of integration (VLSI) technology, revealed the
turbo decoding of PCCCs [3], soon extended to SCCCs
[2, 4]. This started a new age in digital communications and
paved the road to many research activities and achievements
in the field of information theory. Continuous advances in
the VLSI technology have reinforced the success of turbo
and LDPC codes and deep submicron CMOS processes
(down to 65–45 nm and beyond) allow the implementation
of decoders sustaining very high clock frequency, and so
reaching very high processing rate or throughput. This issue
is particularly felt given the iterative nature of the decoding
algorithm, running for a certain number of consecutive
iterations.
At the present, several communication standards specify
the use of either turbo or LDPC codes or both, for FEC.
These cover diﬀerent applications and services, including
access networks such as wireless local access networks (W-
LANs) (IEEE802.11n) [5] and wireless metropolitan access
networks (W-MANs) (IEEE 802.16e, also known as WiMAX)
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[6], high-speed cellular networks starting from UMTS-2000
[7] and 3GPP [8] to the long-term evolution 3GPP-LTE [9],
satellite broadcasting for fixed [10, 11] and hand-held ter-
minals [12], and up to very high rate data links on optic
fiber [13]. Overall, a considerable variety of code param-
eters is specified, such as diﬀerent code rates and block
lengths, along with very diﬀerent requirements in terms of
decoding throughput (from 2 Mb/s in UMTS to 100 Mb/s
in 3GPP-LTE and even 10 Gb/s in 10GBASE-T). Hence,
the design of a channel code decoder in general and in
particular of a multistandard decoder is a challenging task
in view of the flexibility demanded to its architecture and
because of the practical restrictions on chip area and power
consumption.
The definition of a fixed-point VLSI architecture of the
decoding algorithm, that is, flexible, uses the smallest num-
ber of bits, and still yields very good error correction perfor-
mances, is an eﬀective means to attain an eﬀective implemen-
tation of the related decoder, featuring both low complexity
and low power consumption. On the other hand, floating-
or fixed-point (16- or 32-bit) digital signal processing (DSP)
units are inadequate to this aim and beside the known
limitations in power consumption, they only meet the
throughput requirements of the slowest standards and only
with high degrees of parallelism (and so with increased
power consumption).
For this reason, this paper develops an accurate fixed-
point model of a decoder for turbo and LDPC codes, treated
within a unified framework exploiting the inherent analogies
between the two classes of codes and the related decoding
algorithms.
Several works have already dealt with the same objective
of fixed-point models of MAP decoding [14–16], and useful
indications are provided for practical implementations of
turbo [17–19] and LDPC decoders [20–22]. However, while
very elegant bounds to the maximum growth of the internal
signals of a turbo decoder are provided in [14, 15], the model
described in this paper allows the full exploration of the
complexity/performance tradeoﬀs. Furthermore, this model
is extended to the decoding of LDPC codes, and so provides
useful hints toward the design of a multistandard, multicode
decoding platform.
This paper is organized like this. After this introduction,
Section 2 recalls the definition of turbo and LDPC codes,
and Section 3 reviews the fundamentals of the MAP decod-
ing algorithm, going through the BCJR decoding of con-
volutional codes, the turbo decoding principle and the so-
called horizontal layered decoding (HLD) of LDPC codes.
Then, Section 4 describes the fixed-point models of the
two decoding algorithms, and the dynamic range and
quantization of the internal operations are discussed in
detail. The performance of the fixed-point algorithms are
then studied in Section 5, where frame error rate (FER)
curves are shown for two turbo codes, the 3GPP-LTE binary
code with block size 1504 and rate 1/3 and the WiMAX duo-
binary code with size 480 and rate 1/2, and for one LDPC
code, the WiMAX code with size 1056 and rate 2/3 (class B).














Figure 1: 3GPP-LTE turbo encoder.
2. Channel Codes
2.1. Turbo Codes. Focusing on the class of parallel concate-
nated convolutional code (PCCC) codes, Figure 1 shows the
encoder of the 3GPP-LTE turbo code. This is composed
of two stacked recursive systematic convolutional (RSC)
encoders, where the upper and lower units are fed by a
direct and an interleaved version of the information bits,
respectively. Interleaving among the bits of the information
word is performed in the block labeled Π in Figure 1. Each
RSC encoder is a particular linear feedback shift register
(LFSR) whose output bits ci, i = 0, 1, also called parity
bits, are a function of the status S of the register, of the
forward/backward connections (called taps), and of the input
bit u entering the encoder.
The performance of the turbo code closely depends on
the parameters of the constituent RSCs such as the number
of states, denoted as ν, and connection of the feed-back and
feed-forward taps. The number of states ν is linked to the
number of memory elements in the RSC, also referred to as
the constraint length L (L = 4 in the example of Figure 1),
through the relationship ν = 2L−1.
The encoding process of the RSC can be eﬀectively
represented by resorting to the so-called trellis graph,
reported in Figure 2 for the 3GPP-LTE encoder. This is a
diagram showing the evolution in time of the LFSR state and
describing the transitions (also referred to as edges) between
pairs of consecutive states: as shown in Figure 2, every edge
is labeled with the pair of transmitted information symbols
that caused the transition and the parity bits output by the
encoder. So the RSC encoding process of a given information
word can be followed as a specific path on the trellis.
Aiming at enhanced error correction capabilities, M-ary
turbo codes have become widely used in recent communica-
tion standards after their introduction in the early 2000s [23].
In this case, each information symbol can assume M > 2
values (M = 2 corresponds to a binary code) that can be
expressed on m bits, so thatM = 2m. Standards such as DVB-
RCS and WiMAX define duo-binary turbo codes (m = 2,
M = 4), and an example of a duo-binary encoder is shown
in Figure 3. Higher values of M would further improve the
error-correction performance but are not of practical use due
to the excessive complexity of the related decoding algorithm.
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(b) Duo-binary PCCC encoder
Figure 3: The WiMAX turbo encoder.
2.2. LDPC Codes. LDPC codes are linear block codes defined
by a sparse matrix H known as parity-check matrix, and x
is a valid codeword if belongs to the null space or kernel of
H, that is, HxT = 0. The parity-check matrix has a number
of columns N equal to the bits in the transmitted codeword
and a number of rows M equal to the number of parity-
check constraints, where P = N −M is the number of parity
bits added by the LDPC encoder. Each row of the matrix
describes a parity-check constraint, with the convention that
the element hi, j set to “1” means that the jth bit of the
codeword participates into the ith parity-check constraint.
LDPC codes can be also described by means of a bi-
partite graph known as Tanner graph [24] which is arranged
in variable nodes (VNs), represented with circles, and check










Figure 4: Example of a Tanner graph.
a bit of the transmitted codeword and corresponds to a col-
umn of H, while a CN represents a parity-check constraint,
that is, a row of H. A connection between variable and check
nodes, referred to as edge, corresponds to a “1” of the parity-
check matrix and graphically links a parity-check constraint
to a bit in the codeword. The number of edges connected
to a VN (CN) is known as variable node degree, dv (check
node degree, dc). An example of a Tanner graph is shown in
Figure 4.
As far as the design of the parity-check matrix is con-
cerned, it heavily aﬀects both the error correction perfor-
mance and the complexity of the LDPC decoder. Hence,
joint code-decoder design techniques are usually applied
[25]. Following this route, a particular class of architecture-
aware- (AA-LDPC) codes [26] is currently being adopted
by all modern communication standards specifying LDPC
codes. The underlying idea is the arrangement of 1s in
the parity-check matrix according to patterns that ease
the parallelization of the decoding operations. Therefore,
the parity-check matrix is partitioned in smaller squared
matrices that can be either permutations or cyclic shifts of
the unit matrix called circulants [27]. Figure 5 shows the
prototype matrix of the WiMAX LDPC code 2/3a with length
2304: it is partitioned in Z×Z matrices with Z = 96, where a
null entry corresponds to the all 0 matrix, while a nonnull
entry specifies the rotation (left-shift) applied to the unit
matrix.
3. Maximum A Posteriori Decoding of
Channels Codes
The BCJR algorithm [28] provides the common framework
to the decoding of turbo and LDPC codes as it is applied to
the decoding of the two component RSC codes of a turbo
code as well as to the parity-check update of an LDPC code.
3.1. The BCJR Decoding Algorithm. Figure 6 summarizes the
notation used in the BCJR decoding algorithm of an M-ary
convolutional code (M = 2m). In particular,
(i) e is the oriented edge connecting the starting state
SS(e) to the ending state SE(e), SS(e)
e→ SE(e);
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= 96× 96 identity matrix rotated by r
= 96× 96 zero matrix
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Figure 5: Prototype matrix of WiMAX 2/3a LDPC code with length 2304 (Z = 96). Diﬀerent block sizes are obtained with Z ranging from





Figure 6: BCJR notation on the trellis.
(ii) u(e) is the information symbol related to edge e,
drawn from the alphabet U = {0, 1, . . . ,M−1}, with
M = 2m;
(iii) c(e) is the coded symbol associated to edge e, and
ci(e) is the ith bit in c(e), with i = 0, 1, . . . ,n− 1.
So, against m information bits encoded in the symbol u,
n ≥ m coded bits are generated, and the ratio r = m/n is
referred to as the rate of the code.
Being a particular form of MAP decoding, the BCJR algo-
rithm aims at the maximization of the a posteriori probability
of the transmitted bit, given the observation of the received
codeword in noise. For an eﬃcient implementation, the algo-
rithm is formulated in terms of reliability messages having
the form of log-likelihood ratios (LLRs). Given the M-ary
random variable x with values in X = {x0, x1, . . . , xM−1}, its
LLR is defined as
LLR(x = xi)=˙ log P(x = xi)
P(x = x0) , (1)
where P(·) denotes the probability mass function and i =
1, 2, . . . ,M − 1. In (1), x0 is used as the reference symbol for
normalization, so that only M − 1 LLRs are associated to an
M-ary random variable.
Borrowing a notation from [4], the BCJR algorithm
involves the following quantities:
(i) λchk,i is the channel a priori information for the coded
bit ci at time k, with i = 0, 1, . . . ,n − 1 and k =
0, 1, . . . ,N − 1; being the input of the algorithm, λchk,i
is also referred to as input LLR;
(ii) γk(c(e)) (or simply γk(e)) is the cumulative metric
associated to the coded symbol c(e) on the edge e at
time k; γk(c(e)) is also referred to as branch metric;
(iii) λIk(u(e)) (or simply λ
I
k(e)) is the a priori information
associated to the information symbol u(e) on the
edge e at time k;
(iv) λOk (u(e)) (or simply λ
O
k (e)) is the a posteriori extrinsic
information associated to the to information symbol
u(e) on the edge e at time k;
(v) ΛAPPk (u(e)) (or simply Λ
APP
k (e)) is the a posteriri
probability (APP) associated to the information
symbol u(e) on the edge e at time k.





ci(e) · λchk,i (2)
with k = 0, 1, . . . ,N − 1 the trellis index.
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Along with the a priori extrinsic information λIk(e), the
branch-metric γk(e) drives the forward and backward recur-





























However, the max∗ can be approximated with a simpler
max operation for a lower complexity implementation; in
this case the decoding algorithm is referred to as max-log-
MAP [4].
The forward (backward) recursion α (β) in (3) is evalu-
ated over the set of the edges e with ending (starting) state
Si at time k + 1 (k) and is initialized with α′0 = αinit
(β′N = βinit), at k = 0 (k = N). Indeed, the initialization
value depends on the selected termination strategy, and it is
[1/ν, . . . , 1/ν] for codes not terminated and is [1, 0, . . . , 0] for
0-tail terminated codes, while for tail biting or circular codes
it is used to propagate the value reached by either the forward
or backward recursion at the previous iteration.
The state-metric recursions in (3) are in the form of
logarithm of probabilities, and to increase the numerical
robustness of the algorithm [14, 15], they are normalized
with respect to the value taken by a reference state, typically
the “zero” state S0, as in a regular LLR. This corresponds to
the following subtractions:
αk(Si) = α′k(Si)− α′k(S0),
βk(Si) = β′k(Si)− β′k(S0)
(5)
with i = 0, 1, . . . , ν− 1.
Once the state-metric recursions are available, the a pos-
teriori estimation of the information symbol u is derived as
λOk (ui) = max∗
e:u(e)=ui
{









Being not directly connected to the input a priori mes-
sage λIk(e), the APP output λ
O
k (ui) is said to be extrinsic.
3.2. The Turbo Decoding Principle. The turbo decoding algo-
rithm is achieved as the direct application of the BCJR
algorithm to both of its constituent RSC codes, according
to the block diagram of Figure 7. The two BCJR decoders
are the soft-in soft-out (SISO) units labeled SISO 1 and
SISO 2, and the algorithm evolves as the iterative exchange
of extrinsic messages that are the a posteriori outputs of the
SISO engines.
The algorithm is fed with the channel a priori estimations





















Figure 7: Decoding of PCCC codes: the turbo principle.
binary variables (M = 2). The output of SISO 1, called λext,1
in Figure 7, is scrambled according to the interleaving law
Π before being passed to SISO 2 as a priori information.
The latter also receives a scrambled version of the channel a
priori estimations λchk,i and outputs the a posteriori reliability
messages λext,2. After inverse scrambling, these go back to
SISO 1 as refined a priori estimations about the transmitted
symbols.
As shown in Figure 7, the output of the turbo decoder,
that is, the a posteriori estimation of the transmitted symbol,
is given by the sum of the two extrinsic messages output by
the SISO units. In formula,
ΛAPPk (ui) = λext,1k (ui) + λext,2k (ui) (7)
with ui ∈U = {u0,u1, . . . ,uM−1} and k = 0, 1, . . . ,K − 1.
3.3. MAPDecoding of LDPC Codes. The MAP decoding algo-
rithm of LDPC codes is commonly referred to as belief
propagation (BP) or more generally message passing (MP)
algorithm [29]. BP has been proved to be optimal if the
graph of the code does not contain cycles, that is, consecutive
nodes connected in a closed chain, but it can still be used
and considered as a reference for practical codes with cycles.
In this case the sequence of the elaborations, referred to as
schedule, considerably aﬀects the performance both in terms
of convergence speed and error correction rate.
The most straightforward schedule is the two-phase or
flooding schedule (FS) [30], which proceeds through two
consecutive phases, where all parity-check nodes first and all
variable nodes then are updated in sequence.
A more powerful schedule is the so-called shuﬄed or lay-
ered schedule [26, 30–32]. Compared to FS, shuﬄed sched-
ules almost double the decoding convergence speed, both
for codes with cycles and cycle-free [33]; this is achieved
by looking at the code as the connection of smaller super-
codes [26] or layers [31], exchanging reliability messages.
Specifically, a posteriori messages are made available to the
next layers immediately after computation and not at next
iteration like in FS. Layers can either be sets of consecutive
CNs or VNs, and, accordingly, CN-centric (or horizontal)
or VN-centric (or vertical) algorithms have been defined in
[30, 32].
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Figure 8: Two-state trellis representation of a parity-check con-
straint with dc = 5.
3.3.1. Horizontal Layered Decoding. The HLD algorithm up-
dates the parity-check constraints sequentially around the
parity-check matrix. The key feature of HLD is the contin-
uous update, during decoding, of a cumulative metric yn
associated to every VN in the code, n = 0, 1, . . . ,N − 1, and
called soft output (SO).
The update of CN m, with m = 0, 1, . . . ,M − 1, is based
on the availability of variable-to-check (vtoc) messages μn,m
directed from VN n to CN m and computed as
μ
(q)
m,n = y(q)n − (q)n,m, (8)
where (q)n,m is the check-to-variable (ctov) propagated by CN
m toward VN n at previous iteration, n ∈ Nm denotes the set
of VNs connected to CN m, and q = 0, 1, . . . ,Nit,max−1 is the
iteration index.
Refined ctov messages (q+1)n,m are produced as a result of
the check-node update, and, based on these, the set of SOs




n = μ(q)m,n + (q+1)m,n = y(q)n − (q)n,m + (q+1)m,n . (9)
Thanks to the mechanism described in (8) and (9),
check-node operations always rely on up-to-date SOs, which
explains the increased convergence speed of HLD-shuﬄed
schedule.
The HLD algorithm is initialized at iteration q = 0 with
y(0)n = λchn ,
(0)m,n = 0,
(10)
where λchn is the LLR of the a priori channel estimation of the
received bits in noise, m = 0, 1, . . . ,M − 1 and n ∈ Nm.
3.3.2. Check-Node Update. As far as the check-node update is
concerned, it is shown in [26] that a parity-check constraint
can be viewed as a 2-state convolutional code, where one state
is associated to even parity (S0) and the other to odd parity
(S1). The block size of the equivalent code is then equal to
the CN degree dc, and an example of its trellis representation
is given in Figure 8.
This analogy allows the BCJR algorithm to be also em-
ployed for parity-check updates of LDPC codes, and the re-
sulting decoding algorithm is known as turbo decoding
message passing (TDMP) [26]. The algorithm is fed with
vtoc messages as a priori information and produces ctov
messages as a posteriori outputs, with no branch metric from
the channel. So, in the update of CN m, the state-metric




























where k = 1, 2, . . . ,dc(m)−1 is the recursion step, with dc(m)
being the degree of CN m, and n = Nm(k) is the index of the
VN involved at step k. The recursions in (11) are initialized
with α0 = 1 and βdc = 1.
Then, the computation of a posteriori extrinsic informa-
tion in (6) can be reworked in the form
(q+1)m,n = max∗{αk,βk+1
}−max∗{αk + βk+1, 0
}
(12)
with k = 0, 1, . . . ,dc(m)− 1 and n = Nm(k).
4. Fixed-Point Models
Given a positional numeric system in base δ, the fixed-point









where NI (NF) is the number of integer (fractional) digits
an (bn), drawn from the set D = {0, 1, . . . , δ − 1}. Overall,
Nx = NI + NF digits are used to represent x.
The multiplication of (13) by the factor δNF , also referred
to as scaling factor, is practical to get rid of the decimal point
and is eﬀective for the implementation of fixed-point DSP
or VLSI systems. Focusing on binary systems with δ = 2, X





where xn, n = 0, 1, . . . ,Nx − 1 are the binary digits of
the integer representation of x, with xn = bNF−n for n =
0, 1, . . . ,NF − 1 and xn = an−NF for n = NF ,NF + 1, . . . ,NF +
NI − 1.
4.1. Conversion Law. Given a signal x defined in the domain
of reals, that is, x ∈  , its fixed-point counterpart X on
Nx bits is now derived. As only a limited number of bits
is available, the domain of x needs to be constrained to an
interval of  , say [−A,A]. So a preventive saturation of the
signal in the range [−A,A] must be performed, and the value
of A will be referred to as dynamic range in the remainder of
this paper.












Figure 9: Staircase conversion function from floating- to fixed-
point signals.
The operation of fixed-point conversion can be done ac-


















, x < 0,
(15)
where Δx = 2A/(2N − 1) is the quantization step, that is, the
maximum diﬀerence between two diﬀerent floating-point
values that are mapped onto the same fixed-point symbol
X. The value of Δx is a measure of the resolution of the
representation, that is, is the weight of the least significant
bit (LSB) x0 of X.
Note that (15) not only performs the quantization of the
input signal, but it also limits its domain to the interval
[−A,A], as shown in Figure 9, as values greater (less) than A
(−A) are saturated to the biggest positive (smallest negative)
level 2Nx−1 − 1 (−2Nx−1 − 1).
In (15), only 2Nx − 1 fixed-point levels are used (the cod-
omain of the transformation function is symmetrical with
respect to the level 0); this choice prevents the algorithm
from drifting toward negative levels, which otherwise would
be systematically advantaged as also noted in [15].
So the pair (A,Nx) fully defines the quantization of the
floating-point signal x, providing the dynamic range and the
weight of the LSB Δx used for its representation.
This approach is similar to that described in [15] for
the quantization of input LLRs and is more flexible than
that generally adopted in the literature [14, 17–22], where
the fixed-point format is specified by the pair (NI :NF),
disregarding the dynamic range of the underlying real signal.
In other words, the dynamic range of the real signal is often
put in the form A = 2NI−1 and is limited to a power of
two. On the contrary, our approach comes through this
restriction, and it is applied to every internal fixed-point
elaboration.
4.2. Fixed-Point Turbo Decoding. The complete scheme of
the fixed-point SISO decoder is shown in Figure 10. The
algorithms described in Section 3.1 are reformulated in
fixed-point domain to involve operations among integers.
Following a cascade approach, all the involved operations
are converted into their fixed-point counterpart one after the
other.
4.2.1. Channel A Priori Information. Channel LLRs are
quantized according to (15) using the threshold Aλch and Nλch
bits.
4.2.2. Branch Metric. The computation of γk(e) as in (2) in-
volves the summation of n channel a priori reliabilities λchk,i,
i = 0, 1, . . . ,n − 1. So, in the worst case, where they all sum
coherently, it holds γk(e) = n · Aλch , and the fixed-point
counterpart Γ of γ needs to be represented with
Aγ = n · Aλch ,






4.2.3. max∗ Operator. The operation z = max∗(x, y) implies
the computation of the max of two signals x and y, and the
addition of a correction term in the range ]0, log 2]; hence,





+ log 2. (17)
In order to let the comparison be possible, the fixed-point
counterparts of x and y, X and Y , respectively, must have
the same resolution, that is, Δx = Δy = Δ; holding this, the

























where A=˙max(Ax,Ay) and N=˙max(Nx,Ny). Then, assum-












= N + 1. (19)
However, (18) and (19) strictly hold when x = Ax =
y = Ay = A, when the contribution of the correction term
is maximum; beside this very unlikely case, the additional
bit required in (19) is not really exploited, and the use of
Az = max(Ax,Ay) is generally enough, so that the result can
be saturated on Nz = N bits. This approximation yields a
very little loss of information and so has negligible impact on
the algorithm performance. Therefore, the fixed-point max∗
operation becomes
Z = max∗(X,Y ) = min{max(X,Y ) + LUT(D),L}, (20)
where L = 2N−1 − 1 is the saturation threshold. In (20),
the correction term is quantized using the same resolution
Δ and is stored in a look-up table (LUT) addressed with
D = |X − Y |.
































M = ceil (log 2{Aγ + Aα + Aλ/2Sλ})
+
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Figure 10: Fixed-point model of the SISO engine in a turbo decoder.
4.2.4. A Posteriori Extrinsic Information. Since a posteriori
extrinsic reliabilities and forward/backward recursions are
mutually dependent through the iterative turbo principle,
their fixed-point representation can be studied under the
assumption that the state-metric recursions are represented
on Nα = Nβ = Nγ + k bits, with k any integer. From (6), the
dynamic range of λO is upper bounded by
AλO =
(
















where it has been exploited that Aα = 2kAγ and Aα = Aβ.
The full precision representation of λO can be obtained
using NλO = 	log2(2AλO /ΔλO + 1)
 bits, which gives






= 1 + Nγ +
⌈




where the function max∗2 is the two-base max∗ operator
defined as max∗2 (a,b)=˙max(a,b) + log2(1 + 2−|a−b|). The
following cases can be distinguished:
(a) k ≥ 0: it is easy to prove that 	max∗2 (0, k+1)
 = k+2,
so that NλO = Nγ + k + 3 = Nα + 3;
(b) k < 0: now it is 	max∗2 (0, k + 1)
 = 1 and NλO =
Nγ + 2 = Nα + 2− k.
In both cases NλO is a known function of Nα and Nγ, that
is, of Nα and k.
4.2.5. State-Metric Recursions. Because of its recursive com-
putation, the magnitude of forward/backward recursions
would steadily grow proceeding along the trellis unless
it is controlled by means of saturation. Under the same
hypothesis of Section 4.2.4, that is, Nα = Nγ + k, the growth













where the a priori information λI is indeed the a posteriori
output of the companion decoder, so that AλI = AλO . Substi-
tuting (21) in (23), the latter becomes
2Aα
(




5 + 2−k + 21−k
)
Aα, (24)
meaning that the dynamic range of α would increase by the
factor 2(5 + 3 · 2−k) after every recursion step. This would
result in the addition of 1 + 	log2(5 + 3 · 2−k)
 bits. Again,
two cases can be distinguished:
(a) k ≥ 0: the term (5+3·2−k) falls in the range from 5 to
8, resulting in the addition of 4 bits at each recursion
step;
(b) k < 0: the term 	log2(5 + 3 · 2−k)
 evaluates to 2− k,
and overall 3− k more bits are added at every step.
So the saturation of 4 or 3− k bits, respectively, prevents
the uncontrolled growth of state metrics, hence represented
with (Aα,Nα). In [14, 15], bounds are provided for the
dynamic range of state-metric recursions, used to dimension
the internal precision of the SISO engine. On the contrary,
in the described approach the resolution of state-metric
recursion is a free input of the model and is controlled by
means of saturation. As also noted in [14], the precision of
state-metric recursions is inherently linked to that of branch
metrics and extrinsic messages, and if they are diﬀerent,
scaling of the signals participating in the update must be
considered. This is achieved by means of shifting, used to
re-align the precision used on diﬀerent signals; in terms of
quantization step Δ, the involved signals stay then in a ratio
of a power-of-two.
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4.3. Fixed-Point LDPC Decoding. The fixed-point model of
a decoder of LDPC codes is derived following a similar
cascaded approach, and its scheme is reported in Figure 11.
The model allows the analysis of the independent eﬀect
on performance of the representation of three diﬀerent
signals, input a priori LLR, ctov messages, and state-metric
recursions within check-node updates.
4.3.1. Computation of Variable to Check Messages. The com-
putation of variable to check messages μ according to (8)
involves SOs and ctov messages.
Let input LLRs be quantized with (Aλ,Nλ) and ctov
messages with (A,N), and let Δλ and Δ denote the
respective resolutions. Then, let the ratio ρ = Δλ/Δ be
constrained to be a power of two. This assumption reduces
the number of independent variables in the model (only
three out of the four variables Aλ, Nλ, A, and N are actually
independent), but it is also the only viable solution for a
practical implementation of the algorithm.
If ρ > 1, that is, when a finer resolution is used on ctov
messages, channel a priori LLRs need to be left shifted by
σλ = log2(ρ) bits to be brought on the same resolution of
ctov messages, which in turn are not shifted (σ = 0); in the
other case, no shift is needed on input LLRs (σ = 0), while
ctov messages should be left shifted by σ = −log2(ρ) bits.
As channel a priori LLRs are used to initialize SOs, the
two signals have the same resolution, that is, Δy = Δλ.
Therefore, the same relationship between the resolution of
ctov messages and input LLRs holds between ctov messages
and SOs. In view of this, SOs are initialized with a scaled
version of input LLRs (see the input right-shift by σλ in
Figure 11(b)) so that data stored or retrieved from the λ/SO
memory use the same resolution of ctov messages. This
allows the direct subtraction Y − E to compute fixed-point
vtoc messages.
Once available, vtoc messages are saturated in two diﬀer-
ent ways, on Nμ bits on the input of the CN update unit and
on Nν bits for the SO update in (9).
4.3.2. Update of Soft Outputs. The sum in (9) is performed
between updated ctov messages E and vtoc messages M′
saturated on Nν, and its output is saturated to Ny bits. As the
SO is always equal to the sum of dv ctov messages entering a
given VN, the following relationship holds:







where dv,max is the maximum VN degree in the code. How-
ever, lower-complexity solutions can be investigated, where
SOs are saturated on fewer bits than in (25).
4.3.3. State-Metric Recursions. Expression (11) combines
vtoc messages with recursion metrics, and, similarly to the
computation of vtoc messages, diﬀerent resolutions of the
two signals can be considered. Again, the ratio ρ = Δ/Δα
is constrained to be a power of two. As before, ρ is used to
align the fixed-point representation M and A of μ and α,
respectively, so that M is shifted by σμ = log2(ρ) if ρ > 1 and
by σμ = 0 otherwise; dually, A is shifted by σα = −log2(ρ) if
ρ < 1 and by σα = 0 otherwise. So the fixed-point sum α + μ
in (11) becomes
A · 2σα + M · 2σμ (26)
as also shown in Figure 11(a).
The remainder of the algorithm can be quantized in a
very similar way to that followed for turbo decoders, with
some simplifications. As also shown in Figure 11(a), if we
define B=˙max{Nα + σα,Nμ + σμ}, the new value of A is
represented on B + 1 bits, and, after right shift by σα bits,
it is saturated to the desired number of bits Nα.
4.3.4. APP Check to Variable Messages. With reference to
Figure 11(a), check to variable messages are computed with
the recursion metrics taken from memory, where they are
represented on Mα bits. So the full-precision representation
of (12) can be represented on Mα+2 bits. Then, countershifts
are performed (left shift by σα and right-shift by σ) in order
to go back to the resolution of ctov messages, and the final
saturation restores the representation on N bits.
4.4. Memory Size Reduction. Practical implementations of
turbo and LDPC codes decoders are based on the extensive
use of memory as a means to exchange extrinsic messages
(turbo decoders), to accumulate the output estimation
(LDPC decoders), and to store intermediate results (state-
metric recursions in turbo and LDPC decoders, ctov mes-
sages in LDPC decoders). It follows that the overall decoder
complexity is heavily dominated by memory, and techniques
such as truncation of the least significant bits (LSBs) or
saturation of the most significant bits (MSBs) are very
eﬀective to limit the size of data stored in memory. However,
the use of saturation is preferable, as it reduces not only
the size of memory but also that of the data paths accessing
the memory unit. On the contrary, data truncated before
storage in memory need to be left shifted after retrieval from
memory to restore the original resolution (or weight of the
LSB Δ) and data paths do not benefit of any reduction in
size.
With reference to signal x, the notation Tx and Sx will
denote in the remainder of this paper the number of LSBs
truncated or MSBs saturated before storage in memory,
respectively.
Regarding the fixed-point turbo decoder, truncation
and saturation are performed on the state-metric recursions
stored in the α/β-MEM memory (Tα and Sα bits, resp.) and
on the a posteriori extrinsic information stored in the Λ-
MEM memory (TΛ and SΛ bits, resp.), as shown in Figure 10.
In the LDPC decoder, truncation is operated on ctov
messages (T bits), on SOs (Ty bits), and on state-metric
recursions (Tα bits); as shown in Figure 11, these signals are
countershifted (left shift) just after retrieval from memory.
Then, saturations are performed on ctov messages (saturated
on M bits) and α/β recursions (saturated on Mα bits), while
SOs do not need any further saturation after their computa-
tion.
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(b) Layered decoding of LDPC codes: fixed-point model
Figure 11: The fixed-point model of LDPC codes decoding.
Table 1: Reference codes for the simulation scenario.
Standard Code Size (m) Length (K) Rate (R) Iterations Nit
3GPP-LTE Turbo 1 1504 1/3 10
WiMAX Turbo 2 480 1/2 10
WiMAX LDPC 1 1056 2/3b 15
5. Simulation Results
The error correction performance and implementation loss
(IL) of the fixed-point models developed in Section 4 have
been assessed by means of simulation. A full communica-
tion system complete of encoder, modulator, transmission
over AWGN channel, demodulator, and decoder has been
described in C++, and the two parametric fixed-point
models have been implemented as user-configurable C++
classes and methods.
Three diﬀerent codes have been considered as a bench-
mark for the developed models, two turbo codes (a 3GPP-
LTE binary code and a WiMAX duo-binary code) and one
LDPC code (a WiMAX code), and their parameters are
summarized in Table 1. Their fixed-point performance has
been measured in the form of FER curves versus the signal to
noise ratio (SNR) Eb/N0.
5.1. Turbo Codes Performance. The first critical design issue
is the identification of an optimal value for the input
dynamic range Aλch . Figure 12 shows the FER performance
for diﬀerent values of Aλch . As a design constraint for a low-
complexity implementation, the input LLRs λch were coded
on Nλch = 5 bits while the forward/backward metrics were
represented on a large number of bits (Nα = 16) so that the
IL is only due to the quantization of the inputs λch.
Focusing on the 3GPP-LTE code (left-most bundle of
curves in Figure 12), the smaller the value of Achλ , the smaller
the IL; the case Achλ = 10 corresponds to an impairment
below 0.1 dB with respect to the floating point reference
model, while further increasing the dynamic range yields
to very coarse resolution Δλch , which results in considerable
losses, especially at low Eb/N0.
Conversely, the WiMAX code (right-most curves of
Figure 12) seems to be less sensitive to variations of Aλch ,
the maximum impairment being about 0.15 dB for Aλch ≥
12. This can be explained with the increased robustness to
channel noise oﬀered by duo-binary codes, paid at the cost
of a bigger computational eﬀort in the decoding algorithm.
Although Figure 12 seems to allow the use of Aλch = 5,
this value corresponds to a very rough quantization of
the channel LLRs, where several floating point samples are
saturated to the levels ±Aλch . Then, the coarser quantization
of the remainder of the algorithm can yield to additional


















Input dynamic analysis of 3GPP-LTE
and WiMAX turbo codes
3GPP-LTE WiMAX
Figure 12: Dynamic range analysis for Nλch = 5 bits.
impairments due to the quantization noise, which can result
in flattening the FER curve (error floor). In view of this, the
value Aλch = 10 is cautiously selected for the next analysis.
Note that this kind of analysis was not feasible with the
quantization scheme generally adopted in the literature, or
at least with a very coarser step, being Aλch constrained to
powers of two.
Figure 13 shows the FER performance for diﬀerent values
of the fixed-point parameters defined in Section 4.2 and
described with the triplet (Nλch ,Nα,NΛ).
Focusing on the 3GPP-LTE code, it turns out that no
impairment is observed by saturating three bits on the
extrinsic reliabilities (SΛ = 3) when Nα = 7, while the
saturation of only 1 bit of the recursion metrics (Sα = 1,
Nα = 6) results in an IL of about 0.18 dB at high Eb/N0.
Not surprisingly, the truncation of either recursion metrics
(Tα = 1) or extrinsic reliabilities (TΛ = 1) slightly spoils the
FER performance at low Eb/N0, where the LSBs bear the most
of the information, while the loss becomes almost negligible
at high Eb/N0. Finally, aiming at a very low-complexity
solution, recursions and extrinsic metrics can be represented
on Nα = NΛ = 6 with an IL of 0.3 dB at high Eb/N0.
As far as the WiMAX code is concerned, the robustness
of duo-binary codes is once again confirmed by a negligible
IL for all the simulated configurations. Indeed, only a slight
deviation at high Eb/N0 is shown when 1 bit of the recursion
metrics is saturated (Sα = 1).
Table 2 summarizes the fixed-point parameters of two
optimal configurations, one (config. A) for better perform-
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Fixed-point performance of 3GPP-LTE
and WiMAX turbo codes
3GPP-LTE WiMAX
Figure 13: Analysis of the performance of the fixed-point turbo-
decoding algorithm.
Table 2: Optimal fixed-point parameters of the turbo decoder.
Signal Config. A Config. B
A priori channel LLR (10, 5) (10, 5)
Branch metric (RCS r = 1/2) (20, 6) (20, 6)
State-metric recursions (40, 7) (20, 6)
Bits saturated on α/β (Sα) 2 2
A posteriori extrinsic messages (40, 7) (20, 6)
Bits saturated on extr. msg. (SΛ) 3 3
latter has been further investigated to analyze the joint eﬀect
of the input dynamic range and coarse quantization of
the algorithm on the overall error correction performance.
Figure 14 shows that the FER curves flatten for Aλch = 5
and Aλch = 8. This is a common issue to both binary
and duo-binary codes and is due to the combination of
the distortion introduced by the very strong saturation
on channel a priori inputs with the quantization noise
generated in the remainder of the algorithm. The value
Aλch = 10 yields the minimum convergence loss, but also
shows clear signs of a floor at very high Eb/N0. On the
other hand, the use of Aλch = 12 and 15 prevents any floor
issue, but it is slightly penalizing in terms of convergence
abscissa, the IL being about 0.25 dB for LTE and 0.1 dB for
WiMAX.


















A posteriori dynamic analysis of
3GPP-LTE and WiMAX turbo codes
3GPP-LTE WiMAX
Figure 14: End-to-end fixed-point performance for diﬀerent values
of Aλch .
5.2. LDPC Codes Performance. The WiMAX LDPC code with
rate 2/3 (class B) and N = 1056 features a maximum VN
degree dv,max = 6 and a maximum CN degree dc,max = 11.
The eﬀect of the quantization of the input LLRs is
analyzed in Figure 15, where the FER is plotted against the
dynamic range Aλch for three diﬀerent values of Nλch , 4, 5, and
6 bits. The three curves are simulated at Eb/N0 = 3.25 dB,
along with the floating point reference (solid line). The value
Aλch = 10 represents the best solution with 4 and 5 bits,
while the use of Aλch = 12 is preferable for Nλch = 6 bits.
However, aiming at a low-complexity implementation, the
scheme (10, 5) is retained for the next analysis.
An analysis similar to that of Figure 15 is repeated in
Figure 16 for the quantization of the state-metric recursions
within the CN processor; in this case, full FER curves are
plotted as a function of Eb/N0, and, to get rid of the losses
due to the quantization of ctov and SO messages, a very fine
quantization is used for both signals, based on many bits and
very large dynamic ranges. In particular, the scheme (160, 12)
is used for ctov messages, while 3 more bits (dv,max = 6) were
allowed for SOs and Ny = 15. Similarly, Nμ = 15 was also
used for vtoc messages, and, overall, the remainder of the
algorithm was run in quasi-floating-point domain.
The curves in Figure 16 can be parted in three groups
with diﬀerent resolutions of the state-metric recursions: the
first group contains the curves with (Aα,Nα) = (10, 6),
(20, 7), and (40, 8) (referred to as lsb-0.5 and shown in
dashed lines), the second group is for the curves (10, 5) and
(20, 6) (referred to as lsb-1, solid lines), and the third group
15141312111098765











WiMAX LDPC code (N = 1056, r = 2/3b)
Figure 15: WiMAX LDPC code: eﬀects of the quantization on input
LLRs.
contains the curves (20, 5), (40, 6), and (80, 7) (referred to
as lsb-2, dotted lines). It is shown that for lsb-0.5, at least 7
or even 8 bits are required to get rid of any flattening issue;
for lsb-1, Nα = 6 already provides good performances, while
lsb-2 needs at least 7 bits to get close to the floating point
reference. As a result, the scheme (20, 6) can be retained for
a low-complexity solution. These results agree with those
reported in [17, 18] about fixed-point turbo decoding.
The quantization of ctov, SO, and vtoc messages is
studied in Figure 17, where messages are on 5 bits (dashed
lines) or 6 bits (dotted lines). Regarding the representation
of SO, since dv,max = 6, 3 more bits are required in principle
(Ny = N + 3), but smaller values of Ny are also simulated.
Similarly, starting from the case Nν = Ny , lower-complexity
solutions with Nν < Ny are also investigated.
When ctov messages are represented on 5 bits and SOs
on 8, the use of A = 20 results in a considerable IL, greater
than 0.3 dB, due to the very coarse quantization; on the other
hand, the IL is greatly reduced with A = 10, but the curves
flatten at high SNR, due to the limit imposed to the dynamic
range of ctov messages. Further reducing the number of bits
of SO or vtoc only worsens this situation.
Figure 17 shows that better performance is achieved with
N = 6 and A = 20, in line with the observations in [20,
21]. In this case, the curve with SO and vtoc on 8 bits stays
very close to the floating point reference curve, the IL being
smaller than 0.05 dB, while the saturation of only 1 bit either
on vtoc (curve (20, 6)[8, 7]) or on SO (curve (20, 6)[7-7]) is
enough to spoil performance.
As a result of the above analysis, the value of the fixed-
point parameters yielding the best error correction perfor-
mance is summarized in Table 3. Starting from this reference
configuration, Figure 18 shows the eﬀects of the reductions
of α/β metrics, SO, and ctov before storage in memory. The
curves are labeled according to the value of the six parameters
[Tα, Sα], [T, S], and [Ty , Sy]. It is shown that, while 1 bit





















WiMAX LDPC 1056 r =2/3b:
λ = (10, 5),  = (160, 12)
Figure 16: WiMAX LDPC code: eﬀects of the quantization on the
state-metric recursions within the CN processor.
Table 3: Optimal fixed-point parameters of the LDPC decoder.
Signal Dynamic range (A) No. of bits (N)
A priori channel LLR 10 5
Vtoc for CN update 20 6
Vtoc for SO update 80 8
State-metric recursions 20 6
Ctov extrinsic messages 20 6
SO (so) metrics 80 8
can be truncated on state-metric recursions with negligible
losses (Tα = 1), the IL is more relevant when 1 bit is saturated
(Sα = 1, i.e., Mα = 5). A similar result holds for ctov
messages, where the case T = 1 is tolerated with minimum
losses, while S = 1 is not. Regarding SOs, truncation of only
one bit (Ty = 1) utterly corrupts the decoding performance.
6. Summary and Conclusion
This paper has described the fixed-point model of a decoder
for turbo and LDPC codes, derived in a unified framework
based on the use of the BCJR decoding algorithm.
Comparing the results of Tables 2 and 3, the following
conclusions hold:
(i) a priori channel reliability can be represented with













 = (20, 5), [8, 8]
 = (20, 5), [7, 7]
 = (10, 5), [8, 8]
 = (10, 5), [7, 7]
 = (10, 5), [6, 6]
 = (20, 6), [8, 8]
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WiMAX LDPC 1056 r =2/3b:
λ = (10, 5), α = (20, 6)
Figure 17: WiMAX LDPC code: eﬀects of the quantization of check
to variable, soft-output, and variable to check messages.
(ii) state-metric recursions need the representation (20,
6) or (40, 7) for turbo codes, while (20, 6) is enough
for LDPC codes. This can be explained with the
smaller number of edges (2) in the trellis of an LDPC
code compared with a turbo code (2 in binary, 4 in
duo-binary codes) and with the absence of branch
metrics in LDPC decoding;
(iii) a posteriori extrinsic messages of SISO decoders are
on 6 or 7 bits, while soft outputs of LPDC codes
need 8 bits. Considering that the turbo decoder APP
output is the sum of two extrinsic messages (see (7)),
the results are in agreement;
(iv) check to variable messages of LDPC decoding need
the quantization (20, 6), and no counterpart exists in
turbo decoders.
These results are in line with those contained in [15, 16,
18, 19, 34] for turbo decoders or in [20–22] for decoders of
LDPC codes. Compared with [14], state-metric recursions
need significantly fewer bits than in the bound given, which
evaluates to 9 bits for the considered codes. Also, the single-
SISO architecture in [14] needs 7 bits for extrinsic messages,
in agreement with our results.
The fixed-point quantization law described in this paper,
based on the dynamic range (A) of the underlying (floating)
signal and number of bits (or, equivalently, the resolution
Δ), has allowed the analysis of their independent eﬀects
on performance. As opposed to the approach generally













α : [0, 0],  : [0, 0], y : [0, 0]
α : [1, 0],  : [0, 0], y : [0, 0]
α : [0, 1],  : [0, 0], y : [0, 0]
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WiMAX LDPC 1056 r = 2/3b: Nλ = 5,
N = 6,Ny = 8,Nμ = 8,Nα = 6
Figure 18: WiMAX LDPC code: eﬀects of saturation and trunca-
tion before memorization.
adopted in the literature (see [14, 16, 18, 19, 34]), the
dynamic range of the floating signal and the number of bits
of its representation have been left independent, and the
dynamic ranges not constrained to a power of two. This
solution, also adopted in [15], has been extensively exploited
in the proposed models, not only for the quantization of
input signals but also for every internal fixed-point opera-
tion.
Also, the model described in this paper has overcome the
limitation common to similar works in the field and related
to the use of the same resolution Δ for every fixed-point
elaboration, such computation of a priori channel messages,
state-metric recursions, and ctov messages in an LDPC
decoder. Furthermore, the model has allowed the exploration
of memory reduction techniques based on truncation and
saturation, and simulations have shown that 1 bit can be
truncated on state-metric recursions before memorization in
both turbo and LDPC decoders.
A final remark relates to the optimal choice of the fixed-
point parameters, which does not have absolute validity,
rather it depends on the operating point of the decoder
and so on the desired error-correction rate; systems or
applications operating above, next to, or below the error floor
of the FER curve need indeed diﬀerent values of the fixed-
point parameters. To this extent, our results extend down to
the beginning of the error-floor, above FER 10−6.
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